

Docket No.

241190US2

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

IN RE APPLICATION OF:

Takeshi YOSHIDA

SERIAL NO: New Application

GAU:

FILED:

Herewith

EXAMINER:

FOR:

SEMICONDUCTOR INTEGRATED CIRCUIT HAVING SYSTEM BUS DIVIDED IN STAGES

INFORMATION DISCLOSURE STATEMENT UNDER 37 CFR 1.97

COMMISSIONER FOR PATENTS ALEXANDRIA, VIRGINIA 22313

Applicant(s) wish to disclose the following information.

REFERENCES

- The applicant(s) wish to make of record the references listed on the attached form PTO-1449. Copies of the listed references are attached, where required, as are either statements of relevancy or any readily available English translations of pertinent portions of any non-English language references.
- A check is attached in the amount required under 37 CFR §1.17(p).

RELATED CASES

- Attached is a list of applicant's pending application(s) or issued patent(s) which may be related to the present application. A copy of the patent(s), together with a copy of the claims and drawings of the pending application(s) is attached along with PTO 1449.
- A check is attached in the amount required under 37 CFR §1.17(p).

CERTIFICATION

- ☐ Each item of information contained in this information disclosure statement was first cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this statement.
- ☐ No item of information contained in this information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to the knowledge of the undersigned, having made reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this statement.

DEPOSIT ACCOUNT

Please charge any additional fees for the papers being filed herewith and for which no check is enclosed herewith, or credit any overpayment to deposit account number 15-0030. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

OBLON, SRIVÁK, McCLELLAND, ADT, P.C.

24,913

Robert T. Pous Registration No. 29,099

Tel. (703) 413-3000 Fax. (703) 413-2220 (OSMMN 05/03)

COPY

DOCKET NO:

241190US2

page <u>1</u> of <u>1</u>

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

IN RE APPLICATION OF: Takeshi YOSHIDA

SERIAL NO.: New Application

FILED: Herewith

FOR: SEMICONDUCTOR INTEGRATED CIRCUIT HAVING SYSTEM BUS

DIVIDED IN STAGES

STATEMENT OF RELEVANCY

Reference AO on Form PTO-1449:

The data bus for function test is separated from the bus for normal operation. (Fig. 1 shows the conventional bus structure)

AZ

Additional References sheet(s) attached

Examiner

Date Considered

*Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.